



membership function pieces needed are those which actually contribute to the system output. Thus, in the case illustrated in Fig. 1, only the pieces drawn with heavy lines and the singletons associated with the four active rule consequents,  $y_{ij}^*$ ,  $y_{i(j+1)}^*$ ,  $y_{(i+1)j}^*$  and  $y_{(i+1)(j+1)}^*$  are needed to generate the output in the interval  $C_{ij}$ .




Fig. 2 Proposed architecture

Fig. 2 shows the proposed architecture for a controller with  $M$  inputs,  $L$  labels per input (thus  $L^M$  rules), and  $S$  bits per singleton. It comprises the following blocks:

- A/D converters:** Their function is to encode the interpolation interval  $C_{ij}$  associated with the current input. There are  $M$  A/D converters, one per input, with a resolution equal to the next superior integer  $\log_2 L$ , i.e.  $int_S(\log_2 L)$ . Thus, this battery of converters provides a word of  $M[int_S(\log_2 L)]$  bits that drives the interval selector block and the digital memory block.
- Interval selector:** This selects a set of voltage values  $E_1, \dots, E_k, \dots, E_M$  to drive the analogue core and, thus, makes it implement the active membership functions.
- Digital memory:** This selects the active singleton programming values  $y_1^*, \dots, y_1^{**}, \dots, y_2^*$  that configure the rule block of the analogue core consequents of the active rules. These are digital words of as many bits as needed to encode the required set of singleton values.
- Analogue core:** This performs the fuzzy computation, having a set of programming inputs which are driven by the interval selector and the digital memory blocks. These inputs set up the analogue core to work with the rule set that determines the system output, which means specifying the membership functions associated with the rule antecedents as well as the singleton values related to the consequents. The internal architecture of the analogue core is the same as for the fuzzy controller in [2], but only  $2^M$  rules are needed here, and only two membership functions per input.




Fig. 3 DC surface response of example controller

**Results and conclusions:** An example 64-rule, 2-input, 4 bit singleton controller ( $L = 8$ ,  $M = 2$  and  $S = 4$ ) has been designed in a CMOS 0.7  $\mu m$  technology to demonstrate the viability of the proposed architecture.

High-speed flash A/D converters are used for interval encoding. The poly-silicon resistor array used to generate the converter thresholds is also exploited to generate the interval selector voltages. Thus, this latter block includes only analogue switches and some logic. The memory block is designed carefully so that the data are put in the singleton programming bus in the proper order - this is necessary to reduce the memory size by a factor of four. Finally, the 4-rule 2-input processing core is constructed by using building blocks similar to those presented in [2].




Fig. 4 Controller transient behaviour

Fig. 3 shows the DC surface response of the controller for a case where the singletons are chosen to clearly display all the interpolation points. The DC accuracy was  $\sim 1\%$ . Fig. 4 illustrates the controller transient behaviour for different values of  $x_2$  (2.8, 2.9, 2.95 and 3V), forcing  $x_1$  to change for each of these values. The input was chosen so that the trajectory goes through different sub-regions. The delay time, including the time required for dynamic reconfiguration, is  $\sim 500 ns$ . The chip power consumption is 16mW.

It is illustrative to compare the speed, area and power of this mixed-signal controller to that of a pure analogue controller with the same number of inputs and rules and digitally-programmable singletons. Assuming that the singletons are encoded with the same number of bits, the size of the digital memory is the same for the two controllers. However, while the number of rule blocks is  $L^M$  for the fully-analogue controller, it is only  $2^M$  for the new controller. The larger the ratio  $\alpha = (L/2)^M$ , the more advantageous and less error-prone is the new architecture as compared to a fully-analogue controller. Thus, while the circuit in [2] (designed in a  $1 \mu m$  technology) comprises 16 rules with 470ns delay, 8.6mW power consumption and  $1.6 mm^2$  area, the example controller implements 64 rules with almost the same delay, 16mW power and only  $1 mm^2$  area.

**Acknowledgment:** The work in this Letter has been partially funded by the Spanish C.I.C.Y.T. under contract TIC96-1392-C02-02 (SIVA).

© IEE 1998

12 May 1998

Electronics Letters Online No: 19980968

F. Vidal-Verdú and R. Navas-González (Departamento de Electrónica, Universidad de Málaga, Complejo Tecnológico, 29081-Málaga, Spain)

A. Rodríguez-Vázquez (Instituto de Microelectrónica de Sevilla, Avda. Reina Mercedes s/n, 41012-Sevilla, Spain)

## References

- GUO, S., PETERS, L., and SURMANN, H.: 'Design and application of an analog fuzzy logic controller', *IEEE Trans. Fuzzy Syst.*, 1996, 4, pp. 429-438
- VIDAL-VERDÚ, F., NAVAS, R., and RODRÍGUEZ-VÁZQUEZ, A.: 'A 16 rules @2.5Mflips mixed-signal programmable fuzzy controller CMOS-1  $\mu m$  chip'. Proc. ESSCIRC'96, pp. 156-159

- 3 COSTA, A., DE GLORIA, A., FARABOSCHI, P., PAGNI, A., and RIZZOTTO, G.: 'Hardware solutions for fuzzy control', *Proc. IEEE*, 1995, **83**, pp. 422-434
- 4 BROWN, M., and HARRIS, C.: 'Neuro-fuzzy adaptive modeling and control' (Prentice Hall, Englewood Cliffs, 1994)
- 5 MASETTI, M., GANDOLFI, E., GABRIELI, A., and BOSCHETTI, F.: '4 input VLSI fuzzy chip design able to process an input data set every 320ns'. Proc. JCIS'95, Wrightsville Beach, North Carolina, USA, October 1995

#### Editor's correction

The names of the authors of this Letter were given in the wrong order. The correct list of authors is:

GREENSTEIN, L.J., MICHELSON, D.G., and ERCEG, V.

WE-SHYANG CHEN, CHUN-KUN WU, and KIN-LU WONG: 'Single-feed square-ring microstrip antenna with truncated corners for compact circular polarisation operation', *Electron. Lett.*, 1998, **34**, (11), pp. 1045-1047

#### Editor's correction

The name of the first author of this Letter was spelt incorrectly. The correct spelling is:

WEN-SHYANG CHEN

## Errata

GREENSTEIN, L.J., ERCEG, V., and MICHELSON, D.G.: 'Modelling diversity reception over narrowband fixed wireless channels', *Electron. Lett.*, 1998, **34**, (11), pp. 1146-1147

## ESTIMATION OF LENGTH FOR *ELECTRONICS LETTERS*

## VERSION 5.1

As set by our typesetters, the maximum length in print of a Letter is 83 column cms, or three columns of about 27cms height. When judging the length of a submission, please take into account:

<b>Title</b>	0.5 column cm per 40 characters (or part thereof)		
<b>Abstract</b>	1 column cm per 165 characters		
<b>Authors</b>	1 column cm per separate affiliation		
<b>Text</b>	1 column cm per 165 characters (it is easiest to estimate the number of characters, including spaces, per line and the number of lines per page)		
<b>References</b>	1 column cm each		
<b>Tables</b>	0.4 column cm per line		
<b>Figures</b>	All figures are reduced to a width of 8.6cm. If the figure is wider than it is high, divide the height by the width and multiply by 8.6 column cm. If the figure is higher than it is wide (discouraged), the figure will occupy more than 8.6 column cm.		
<b>Captions</b>	1 column cm per main figure or table caption (provided it is brief), 0.33 column cm per line for subcaptions (including keys and other information that will be removed from the figures).		
<b>Equations</b>	Single line equations:	0.6–0.8	column cm per line
	Integrals:	1.0	column cm per line
	Quotients:	0.7–1.2	column cm per line
	Sums and products:	1.2	column cm per line
	Matrices:	0.4	column cm per line
	For other equation types, refer to a recent issue of <i>Electronics Letters</i> . Excessively long equations will be split into several lines.		